Updated 2026-09-10 22:55:52 +00:00
Open source FPGA silicon
Updated 2026-09-05 20:43:55 +00:00
Weave LLMs into RTL
Updated 2026-09-04 15:56:41 +00:00
Zig coding philosophy for systems engineering
Updated 2026-08-30 00:30:48 +00:00
A modular RTOS inspired by Plan9
Updated 2026-08-30 00:27:25 +00:00
Generates Zig bindings for CMSIS-SVD files
Updated 2026-08-30 00:24:56 +00:00
Clippy for Zig
Updated 2026-08-30 00:13:03 +00:00
Nix flake bundling PDKs, tapeout flows, and verification tooling for silicon
Updated 2026-08-29 20:30:21 +00:00

Members 1